Lesson 01Separate RISC-V standards, Eclipse governance, OpenHW programme direction, CORE-V processor IP, and the repositories that carry implementation evidence.
Three bilingual learning experiences: understand the OpenHW Foundation, read CORE-V names, then explore CVA6 cores, configurations and systems.
First collection
Two focused introductions: understand the organization, then read core names.
Lesson 01Separate RISC-V standards, Eclipse governance, OpenHW programme direction, CORE-V processor IP, and the repositories that carry implementation evidence.
Lesson 02Decode CVE2, CV32E20, CV32E40P/X/S, CVA6, and current CVA6 configurations while distinguishing families, repositories, named cores, releases, and identity CSRs.
Read real configurations, explain execution, and evaluate software, maturity and application evidence.
12 slides · 4 checks
Explore the demoNew lessons will appear after technical and editorial review.
Shape what comes next
Tell us which learning material would help you most.
Send Alex a private message, or open a public request so other learners can add context.
GitHub requests are visible to everyone.